

Notice of References Cited	Application/Control No. 10/041,109	Applicant(s)/Patent Under Reexamination GU ET AL.	
	Examiner A. M. Thompson	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	J. Koehl et al., A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset, Proceedings of the Conference on Design, Automation and Test in Europe, pages 312-320, February 1998.
	V	M. Cogswell et al., Test Structure Verification of Logical BIST: Problems and Solutions, Proceedings of the ITC International Test Conference, pages 123-130, October 2000.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.